Difference between revisions of "Patching"

From URY Wiki
Jump to navigation Jump to search
Line 5: Line 5:
 
|-
 
|-
 
! scope=row | Physical Input
 
! scope=row | Physical Input
| AD1 || AD2 || SL1 || SL2  
+
| AD1 || AD2 || SL1 || SL2 || USB1 || USB2
 
|-
 
|-
 
! scope=row | Channel
 
! scope=row | Channel
Line 12: Line 12:
 
| Channel 3
 
| Channel 3
 
| Channel 4  
 
| Channel 4  
 +
| Channel 5
 +
| Channel 6
 
|}
 
|}
  
This means that Analogue-Digital input 1 (AD1) is routed to Channel 1, (AD2) is routed to Channel 2, Slot Channel Input 1 (SL1, which comes out of [[Dante]]) is routed to Channel 3, and SL2 is routed to Channel 4.
+
This means that Analogue-Digital input 1 (AD1) is routed to Channel 1, (AD2) is routed to Channel 2, Slot Channel Input 1 (SL1, which comes out of [[Dante]]) is routed to Channel 3, and SL2 is routed to Channel 4. USB Input 1 (USB1) is routed to Channel 5, and USB2 is routed to channel 6.

Revision as of 15:09, 29 June 2019

On the 01v96i, patching is done on a 1-1 basis, rather than in blocks of 8 such as on an X32. These means that any input signal can be routed to any channel as shown in the following table:

Patching
Physical Input AD1 AD2 SL1 SL2 USB1 USB2
Channel Channel 1 Channel 2 Channel 3 Channel 4 Channel 5 Channel 6

This means that Analogue-Digital input 1 (AD1) is routed to Channel 1, (AD2) is routed to Channel 2, Slot Channel Input 1 (SL1, which comes out of Dante) is routed to Channel 3, and SL2 is routed to Channel 4. USB Input 1 (USB1) is routed to Channel 5, and USB2 is routed to channel 6.